

06-12-00

A

Please type a plus sign (+) inside this box → ☐Approved for use through 09/30/2000 OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. 1363/3

First Inventor or Application Identifier Vladislav Oleynik

Title See 1 in Addendum

Express Mail Label No. EJ227696130US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 36] 1
(preferred arrangement set forth below)
- Descriptive title of the invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the invention
 - Brief Summary of the invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 14] 1
4. Oath or Declaration [Total Pages 4] 1
- a. ☒ Newly executed Facsimile (original or copy)
- b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 16 completed)
- i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. ☒ Facsimile Copy
Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement of Attorney (when there is an assignee) ☐ Power of Attorney
9. ☐ English Translation Document (if applicable)
10. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
11. ☐ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
13. ☒ * Small Entity Statement(s) filed in prior application (PTO/SB/09-12) ☐ Status still proper and desired
14. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
15. ☒ Other: Check in the amount of \$448.00

* NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

16 If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. _____

Prior application information: Examiner _____ Group / Art Unit: _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name	Richard E. Jenkins				
	JENKINS & WILSON, P.A.				
Address	Suite 1400 University Tower				
	3100 Tower Boulevard				
City	Durham	State	NC	Zip Code	27707
Country	USA	Telephone	919-493-8000	Fax	919-419-0383

Name (Print/Type)	Richard E. Jenkins	Registration No. (Attorney/Agent)	28,428
Signature	<i>Richard E. Jenkins</i>	Date	6-9-00

Burden Hour Statement. This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Attachment to PTO/SB/05 (4/98) Utility Patent Application
Transmittal

1. QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD SPECTRUM COMMUNICATIONS SYSTEM

JENKINS & WILSON, P.A.

PATENT ATTORNEYS

SUITE 1400 UNIVERSITY TOWER
3100 TOWER BOULEVARD
DURHAM, NORTH CAROLINA 27707

TELEPHONE (919) 493-8000
FACSIMILE (919) 419-0383

WEBSITE
JENKINSANDWILSON.COM

RALEIGH OFFICE

NCSU CENTENNIAL CAMPUS
VENTURE II SUITE 400
920 MAIN CAMPUS DRIVE
RALEIGH, NORTH CAROLINA 27606

TELEPHONE (919) 424-3710
FACSIMILE (919) 424-3711


RICHARD E. JENKINS
JEFFREY L. WILSON
JENNIFER L. SKORD
ARLES A. TAYLOR, JR.
DAVID P. GLOEKER
GREGORY A. HUNT

June 9, 2000

"Express Mail" mailing number.: EJ227696130US

Date of Deposit June 9, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Commissioner of Patent and Trademarks, Washington, D.C.
Lynette M. Bailey



Assistant Commissioner for
Patents
BOX PATENT APPLICATION
Washington, D.C. 20231

Re: U.S. Patent Application for QUADRATURE PHASE MODULATION
RECEIVER FOR SPREAD SPECTRUM COMMUNICATIONS SYSTEM
Our Ref. 1363/3

Sir:

Please find enclosed the following:

1. A U.S. Patent Application for QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD SPECTRUM COMMUNICATIONS SYSTEM (36 pages);
2. Fourteen (14) sheets of drawings;
3. Facsimile copy of executed Small Entity Statement (2 pages);
4. Facsimile copy of executed Declaration (2 pages);
5. Facsimile copy of executed Assignment together with Assignment Recordation Cover Sheet and \$40.00 fee
6. A check in the amount of \$448.00 to cover the \$408.00 small entity application filing fee and \$40.00 Assignment recordation fee;


Assistant Commissioner for
Patents
June 9, 2000
Page 2

7. Fee Transmittal in duplicate;
8. A filing receipt card to be returned to our offices with the U.S. Patent and Trademark Office date stamp thereon; and
9. A Certificate of Express Mail No.: EJ227696130US.

Please contact our offices if there are any questions.

Respectfully submitted,

JENKINS & WILSON, P.A.

A handwritten signature in dark ink, appearing to read "Richard E. Jenkins", with a long horizontal flourish extending to the right.

Richard E. Jenkins
Registration No. 28,428

REJ/GAH/lmb

Enclosures

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Oleynik, Vladislav A.

Application No.: Not Assigned

Filed on: Herewith

Title: QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD
SPECTRUM COMMUNICATIONS SYSTEM

**STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) and 1.27(b))--SMALL BUSINESS CONCERN**

I hereby state that I am an official of the small business concern empowered to act on behalf of the concern identified below:

Umbrella Technologies, Inc.
100 Europa Drive
Suite 180
Chapel Hill, NC 27514

I hereby state that the above identified small business concern qualifies as a small business concern, as defined in 13 CFR 121.12, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees to the United States Patent and Trademark Office under Sections 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third-party or parties controls or has the power to control both.

I hereby state that rights under contract or law have been conveyed to, and remain with, the small business concern identified above, with regard to the invention described in the specification filed herewith, with title as listed above.

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights in the invention is listed below* and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c), if that person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(d) or a nonprofit organization under 37 CFR 1.9(e).

No such person, concern, or organization exists.

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small business entity is no longer appropriate. (37 CFR 1.28(b))

JENKINS & WILSON ATT. Fax:9194190383

Jun 9 2000 14:25 P.05

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed..

Vladislav A. Olsynik
President and Chief Executive Officer

100 Europa Drive
Suite 180
Chapel Hill, North Carolina 27514

SIGNATURE



Date

06/09/2000


**QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD
SPECTRUM COMMUNICATIONS SYSTEM**

AN APPLICATION FOR
UNITED STATES LETTERS PATENT

By

Vladislav A. Oleynik

Chapel Hill, North Carolina



QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD
SPECTRUM COMMUNICATIONS SYSTEM

5

Description

The invention relates to spread spectrum (SS) communications systems. More particularly, the present invention relates to a receiver for use in spread spectrum communications systems.

10

Related Art

The communication technique known as spread spectrum was developed during World War II with the primary intent of protecting military and diplomatic communications. Spread spectrum communication techniques differ from conventional narrow-band communication techniques because they spread, rather than concentrate, transmitted signals over a wide frequency range. In other words, spread spectrum communication systems effectively spread a narrow-band information signal into a corresponding wide-band signal that closely resembles background radio frequency (RF) noise. Such noise-like characteristics are one of the great advantages of spread spectrum communication systems. That is, because spread spectrum signals are noise-like, they are difficult to detect and hence, there is an inherently high degree of security with SS type communication techniques. Consequently, SS has been and remains the communication technique of choice for many

military applications. Without going into great detail, it should also be appreciated that, for similar reasons, SS signals are difficult to intercept and even more difficult to jam or interfere with than conventional narrow-band signals. Again, such exceptional low probability of intercept (LPI) and anti-jam
5 (AJ) characteristics are the reasons that the military has used SS based communication systems for so many years.

Because spread spectrum signals have a high spectral width, the power spectral density (Watts per Hertz) of such signals is lower than that of conventional narrow-band signals. This lower transmitted power density
10 characteristic is another significant advantage of SS communication systems, as SS and narrow band signals can occupy the same band, with little or no interference. Consequently, SS communication systems exhibit a high degree of immunity to interference generated by other equipment. As a result of this interference immunity, the Federal Communications Commission (FCC) and
15 other international regulatory agencies allow RF equipment to transmit at higher power levels (i.e., longer range transmission) if spread spectrum transmission techniques are employed. Hence, all the commercial interest in SS communication systems today.

The expansion or widening of bandwidth in SS type communication
20 systems is accomplished through the implementation of a pseudo-random sequence of binary information, known as a spreading code. The random quality of the spreading code is ultimately responsible for the noise-like appearance of the transmitted broadband SS signal. In reality, the binary sequence that comprises the spreading code is predictable, and consequently
25 does repeat (hence the "pseudo" term). However, the randomness of the

5

10

15

20

25

thereby directly setting the transmitted RF bandwidth. Binary spreading code sequences as short as 2^4 bits or as long as 2^{89} have been employed for this purpose, at code rates from under one bit per second to several hundred megabits per second. Direct sequence spectra vary somewhat in spectral shape depending upon the actual carrier and data modulation used. The most common signal modulation technique used in DSSS systems is known as binary phase shift keyed (BPSK) modulation. Using such a BPSK modulation scheme, the carrier phase of the transmitted signal is abruptly changed in accordance with the code sequence. Once again, as discussed above, it will be appreciated that the spreading code sequence is generated by a pseudo-random noise (PSN) generator and has a fixed length (i.e., after a given number of bits the code repeats itself exactly). The speed of the code sequence is called the chipping rate, measured in chips per second (cps). For direct sequence, the amount of spreading is dependent upon the ratio of chips per bit of information. At the receiver, the information is recovered by multiplying the incoming signal with a locally generated replica of the spreading code sequence. The result is a signal that is a maximum when the two signals exactly equal one another or are "correlated." The correlated signal is then filtered and sent to a BPSK demodulator.

20 Signals generated using this DSSS technique appear as noise in the frequency domain. The wide bandwidth provided by the spreading code allows the transmitted signal power to drop below the noise threshold without loss of information.

 In another spread spectrum modulation scheme, known as frequency hopping (FH), the desired wide-band frequency spectrum is generated in a

different manner. In the FH scheme, the carrier frequency of the transmitter abruptly changes (or hops) in accordance with a pseudo random spreading code sequence. The specific order in which frequencies are occupied is a function of the spreading code sequence, and the rate of hopping from one frequency to another is a function of the information rate. A frequency hopping spread spectrum receiver is capable of tracking these frequency changes and reproduces the original information signal.

Shown in Figure 1 is a greatly simplified example of a typical direct sequence spread spectrum (DSSS) transmitter, generally indicated by the numeral **100**. DSSS transmitter **100** includes an information signal **102** in the form of a serial sequence of binary digits. Also included is a pseudo-random noise (PSN) generator **104** that is responsible for reliably generating a fixed-length pseudo-random binary sequence known as the spreading code. A logic gate **106** that implements an exclusive-OR logic function is adapted to receive and logically process the information signal **102** and the spreading code produced by PSN generator **104**. The output of the logic gate **106** is directed to a binary phase shift key (BPSK) modulator **108**. BPSK modulator **108** also receives a signal from carrier oscillator **110**. The modulated output of BPSK modulator **108** is amplified via RF power amplifier **112** and subsequently broadcast by antenna **114**. As such, it will be appreciated that input information signal **102** is logically combined with a spreading code produced by PSN generator **104**, and the resulting composite signal is provided as input to BPSK modulator **108**. Modulator **108**, with the aid of a carrier signal produced by carrier oscillator **110**, encodes and modulates the composite signal using a BPSK modulating algorithm. The resulting BPSK

modulated output signal is subsequently amplified via RF power amplifier **112** and broadcast from transmitter antenna **114**.

Shown in Figure 2 are samples of the initial, intermediate, and final waveforms generated by the DSSS transmitter **100** shown in Figure 1. More particularly, Figure 2 includes a sample waveform diagram **150** corresponding to a portion of the input information signal **102**. Also included is another sample waveform diagram **152** corresponding to a portion of a spreading code sequence produced by PSN generator **104**. Waveform diagram **154** illustrates a sample output of the XOR logic gate **106** corresponding to logical processing of the information waveform **150** and the spreading code waveform **152**. Finally, waveform diagram **156** illustrates the broadband, BPSK modulated output signal produced by the BPSK modulator **108**.

Shown in Figure 3 is a simplified example of a typical direct sequence spread spectrum (DSSS) receiver, generally indicated by the numeral **120**. DSSS receiver **120** includes a receiving antenna **122**, a broadband RF amplifier **124**, and a first signal mixer **126**. Signal mixer **126** is adapted to receive an amplified broadband signal from amplifier **124** as well as a signal generated by a local oscillator **128** having a frequency equal to $f_c - f_{IF}$, where f_c is the carrier frequency and f_{IF} is the intermediate frequency. The output signal produced by mixer **126** is then compared at a second mixer **130** to a signal that is generated by a third mixer **132**. The signal generated by mixer **132** is produced using the same spreading code sequence as that used by the corresponding DSSS transmitter **100** shown in Figure 1. This spreading code sequence is generated in much the same manner as described above for transmitter **100**. That is, a PSN generator **134** and associated clock function

136 are used to create the binary spreading code sequence. More particularly, the binary spreading code sequence produced by PSN generator **134** is combined with an IF carrier signal that is produced by an IF oscillator **138**. It will be further appreciated that the signal output by the correlating mixer **130** is used to drive a synchronization circuit **140**, which in turn is responsible for insuring that the IF carrier signal generated by oscillator **138** is synchronized with carrier oscillator **110** of transmitter **100**. That is, synchronization circuit **140** must reproduce the exact phase and frequency of the signal output from carrier oscillator **110**. Synchronization circuit **140** performs this function, in part, by altering the frequency of clock source **136** such that the PSN or spreading code chip rate matches that of the incoming modulated broadband signal. Since the spreading code produced by the PSN generator is the same as that contained within the received signal, adjusting the clock in the manner described above will eventually allow the two signals to be brought into a synchronized state.

Again, it will be appreciated that the spreading code produced by PSN generator **134** is used to modulate the IF carrier produced by oscillator **138** at mixer **132**. This spreading code modulated IF carrier output of mixer **132** is subsequently provided as one input to the correlating mixer **130**. Again, it will be appreciated that the output of mixer **132** is a BPSK modulated signal that is similar to the received broadband signal. This BPSK modulated signal produced by mixer **132** is compared to the received broadband signal in mixer **130**, which effectively acts as a correlator. The output of the correlating mixer **130** is then filtered via a low pass filter (LPF) **142** so as to recover the original sequence of binary information sent by transmitter **100**.

Synchronization Problems of Conventional Spread Spectrum Receivers

In both direct sequence and frequency hopping spread spectrum communications systems, the receiver must extract the information signal from the received RF signal. In order to exact the information signal, the IF oscillator at the receiver must be synchronized with the carrier oscillator at the transmitter. In Figure 3, this synchronization is performed based on the BPSK signal. Because the BPSK signal phase changes based on the transmitted information, the control signals output from synchronization circuits **140** also vary with the transmitted information. As a result, synchronization between the oscillators at the transmitter and receiver cannot be reliably achieved.

Figure 4 illustrates an example of another type of conventional spread spectrum receiver in which there is no feedback to the local oscillator at the receiver. In Figure 4, the spread spectrum receiver includes an antenna **400**, a pre-selector **402**, a mixer **404**, and a phase discriminator **406** connected in series. An oscillator module **408** is connected to mixer **404** and phase discriminator **406**.

Antenna **400** receives the signal transmitted from the transmitter (not shown in Figure 4). Pre-selector **402** is a bandpass amplifier that amplifies the received signal over a predetermined frequency band. Mixer **404** mixes the received signal with one signal output from oscillator module **408**. Phase discriminator **406** outputs a signal that is proportional to the phase difference between the IF signal output from mixer **404** and the IF signal output from the second output from oscillator module **408**. Additional modules that are not shown in Figure 1 may be used to remove the spreading code from the signal output from phase discriminator **406**.

Figure 5 illustrates yet another conventional receiver that includes all of the modules illustrated in Figure 4 and, in addition, a frequency and phase adjustment module **500**. Frequency and phase adjustment module **500** receives the output signal from mixer **404**. Frequency and phase adjustment module **500** produces a control signal that is fed back to an oscillator module **408a**. The purpose of the control signal is to correct the phase and frequency of the IF signal output from oscillator **408** so that the IF signal is synchronized with the carrier oscillator of the transmitter

In the spread spectrum receiver illustrated in Figure 5, phase adjustment cannot be made fine enough because of the influence of the phase changes in the received signal due to the transmitted information. Phase modulation, e.g., BPSK, QPSK, etc., on the transmitter side result in nonconherence of the received signal. Existing methods for generating the oscillator module control signal are not able to avoid the influence of phase changes in the received signal caused by the transmitted information. As a result, the signal output from local oscillator **408a** does not remain in phase with the received signal and demodulation becomes impossible.

Figure 6 illustrates yet another conventional spread spectrum receiver. In Figure 6, the spread spectrum receiver includes an antenna **400**, a pre-selector **402**, a mixer **404**, and a phase discriminator **406** connected in series. An oscillator module **408a** is connected to mixer **404** and phase discriminator **406**. These components and connections are the same as the corresponding components and connections described above with respect to Figures 4 and 5. Hence, a description thereof is not repeated herein.

The spread spectrum receiver illustrated in Figure 6 also includes a

demodulated signal processing module **600**. Demodulated signal processing module **600** is connected to the output of phase discriminator **406** to remove the spreading code from the received signal. Since phase discriminator **406** effectively removes the carrier from the received signal, the output of
5 demodulated signal processing module **600** is the information signal.

In addition to removing the spreading code, demodulated signal processing module **600** also produces a control signal for adjusting the IF signal output from regulated oscillators module **408a**. However, like the conventional receiver illustrated in Figure 3, this control signal is susceptible
10 to changes based on the transmitted information. As a result, maintaining synchronization is difficult.

An example of a spread spectrum signal receiver in which the control signal for adjusting the receiver oscillator is produced by the demodulated signal processing module **600** is the PRISM[®] II receiver available from Intersil Corporation. The PRISM[®] II receiver is a quadrature phase modulation
15 receiver marketed for use in wireless local area networks (LANs). However, the Intersil receiver has the following disadvantages:

When the frequency and phase difference between the local oscillators of the transmitter and the receiver varies, there is high
20 probability of losing connection. In addition, restoration of synchronization after losing the connection is also difficult when the IF signal output from local oscillator is unstable.

A long uninterrupted connection using the Intersil receiver is problematic due to the large adjustment time constant using the

selected method of phase adjustment using the demodulated
signal output from demodulated signal processing module 600.

Accordingly, there exists a need for a novel quadrature phase
modulation receiver that avoids at least some of the difficulties associated with
5 conventional receivers.

Disclosure of the Invention

A phase modulation spread spectrum receiver maintains
synchronization with a phase modulation spread spectrum transmitter by
10 removing the influence of the transmitted information from the intermediate
frequency produced by the local oscillator at the receiver. In order to remove
this influence, a frequency multiplier receives the IF signal produced by the
down converter at the receiver and multiplies the frequency of the signal by a
predetermined multiplication factor, which is preferably equal to four. Once
15 the IF signal has been frequency-multiplied, the influence of the transmitted
information is removed. This signal can then be used to adjust the frequency
of the receiver oscillator.

A phase modulation spread spectrum receiver according to the
invention can be implemented in hardware, software, or a combination of
20 hardware and software. Accordingly, some aspects of the invention may be
implemented as computer program products comprising computer executable
instructions in a computer readable medium.

Accordingly, it is an object of the invention to provide a spread
spectrum receiver capable of reliably maintaining synchronization with the
25 transmitter.

It is yet another object of the present invention to provide a spread spectrum receiver in which phase fluctuations in the received signal due to the data content of the received signal do not affect the reference frequency of the phase discriminator which is equal to the intermediate frequency.

5 It is yet another object of the invention to reduce the time constant for adjusting the intermediate frequency signal.

Some of the objects of the invention having been stated hereinabove, other objects will be evident as the description proceeds, when taken in connection with the accompanying drawings as best described hereinbelow.

10

Brief Description of the Drawings

A description of preferred embodiments of the invention will now proceed with reference to the accompanying drawings of which:

Figure 1 is a block diagram of a conventional spread spectrum
15 transmitter;

Figure 2 is a timing diagram illustrating conventional spread spectrum modulation techniques;

Figure 3 is a block diagram of a conventional spread spectrum receiver;

20 Figure 4 is a block diagram of another conventional spread spectrum receiver;

Figure 5 is a block diagram of yet another conventional spread spectrum receiver with a frequency and phase adjustment module for adjusting the phase and frequency of the intermediate signal output from the
25 local oscillator;

Figure 6 is a block diagram of yet another conventional spread spectrum receiver in which phase adjustment of the received signal is based on the demodulated signal output from a demodulated signal processing module;

5 Figure 7 is a block diagram of a phase modulation spread spectrum receiver according to an embodiment of the present invention;

Figure 8 is a block diagram of a phase discriminator suitable for use in the phase modulation spread spectrum receiver illustrated in Figure 7;

10 Figure 9 is a schematic diagram of a frequency multiplier circuit suitable for use with the phase modulation spread spectrum receiver illustrated in Figure 7;

Figure 10 is a schematic diagram of a phase shifter circuit suitable for use with the phase modulation spread spectrum receiver illustrated in Figure 7;

15 Figure 11 is a partial schematic/partial block diagram illustrating a comparison signal generation circuit suitable for use with the phase modulation spread spectrum receiver illustrated in Figure 7;

Figure 12 is a graph illustrating the signal output from the comparison signal generation circuit illustrated in Figure 11;

20 Figure 13 is a schematic diagram of a frequency and phase discriminator suitable for use with the phase modulation spread spectrum receiver illustrated in Figure 7; and

Figure 14 is a block diagram of a regulated oscillators module suitable for use with the phase modulation spread spectrum receiver illustrated in

25 Figure 7.

Detailed Description of the Invention

Figure 7 is a block diagram of a spread spectrum receiver according to an embodiment of the present invention. In Figure 7, spread spectrum signal receiver **700** includes an antenna **400**, a pre-selector **402**, a mixer **404**, a phase discriminator **406**, and a demodulated signal processing module **600**. These components are the same as the correspondingly-numbered components described above with respect to Figures 1 - 6. However, in order to provide a complete description of the invention, these components and the connections between these components will now be discussed in detail.

10 Antenna **400** is connected to the input of pre-selector **402**. Antenna **400** may be a Yagi antenna or any other type of antenna capable of receiving a spread spectrum signal. The structure of the antenna depends on the range of frequencies that are desired to be received. In the United States, the Federal Communications Commission (FCC) has allocated three frequency
15 bands for spread spectrum communications: 902 – 928 MHz, 2.4000 – 2.4835 GHz, and 5.725 – 5.850 GHz. Accordingly, antenna **400** may be adapted to receive signals in one or more of these frequency bands. However, the present invention is not limited to receiving signals only in these frequency bands. Receiving spread spectrum signals in any frequency band
20 allocated for such signals is within the scope of the invention.

Pre-selector **402** may be a bandpass filter for performing initial frequency selection of the received signal. Bandpass filters suitable for use with embodiments of the present invention include active filters and Butterworth bandpass filters having upper and lower cutoff frequencies that
25 correspond to the desired spread spectrum frequency band.

The output of pre-selector **402** is connected to the first input of mixer **404**. Mixer **404** may be any type of mixer capable of frequency mixing two or more signals. For example, a mixer suitable for use with embodiments of the present invention may include a continuously variable transconductance device, such as a dual gate field effect transistor (FET). In such a device, the output voltage may be the frequency-converted input signal. The input voltage at one of the gates may be the receiver input signal. The input voltage at the other gate may be the frequency of the heterodyne signal output from a regulated oscillators module **408a**. Such a multiplier is preferably of the four quadrant type so that multiplier action is obtained regardless of the sign of the received input signal and the frequency of the heterodyne signal.

The output of mixer **404** is connected to the input of phase discriminator **406** and frequency multiplier **702**. Phase discriminator **406** also receives the IF signal output from a frequency synthesizer, generally designated **710**.

Figure 8 illustrates an exemplary phase discriminator **406** suitable for use with embodiments of the present invention. In Figure 8, phase discriminator **406** includes mixers **800** and **802** and phase shifter **804**. Mixers **800** and **802** mix the signal output from mixer **404** illustrated in Figure 7 with a frequency multiplied signal output from frequency synthesizer **710**. More particularly, mixer **802** mixes a phase-shifted version the frequency multiplied signal with the signal output from mixer **404**, and mixer **800** mixes a non-phase-shifted version of the frequency multiplied signal with the signal output from mixer **404**. The reason that the signal having a frequency output from

mixer **404** is mixed with the frequency-multiplied signal having a frequency equal to the intermediate frequency is to provide quadrature demodulation. The outputs from mixers **800** and **802** are input to demodulated signal processing module **600** illustrated in Figure 7.

5 The reason that the signal output from mixer **404** is mixed with both a phase-shifted and a non-phase-shifted version of the frequency-multiplied signal output from frequency synthesizer **710** is that in the module **406**, quadrature de-modulation is being performed, which requires two frequencies as references for demodulation. The signal outputs from mixers **800** and **802**
10 are combined in the bus connecting phase discriminator **406** and demodulated signal processing module **600**. The signal produced by phase discriminator **406** is output to demodulated signal processing module **600** for de-spreading. The signal output from phase discriminator **406** is a PSN code similar to PSN code **154** illustrated in Figure 2.

15 Demodulated signal processing module **600** illustrated in Figure 7 can be adapted to demodulate a frequency hopping spread spectrum signal, a direct sequence spread spectrum signal, as well as other types of spread spectrum signals. Thus, the present invention is not limited to any particular type of spread spectrum demodulation. Any type of spread spectrum
20 demodulator is intended to be within the scope of the invention. Exemplary spread spectrum demodulators suitable for use with embodiments of the present invention include model numbers HFA3824 and HFA3860 available from Intersil Corporation.

Referring again to Figure 7, components **400**, **402**, **404**, **408a**, **406**, and
25 **600** are conventional components of a spread spectrum receiver and may

cause loss of synchronization between the sender and the receiver due to variations in the intermediate frequency signal output from regulated oscillators module **408a**. However, according to the present embodiment, frequency multiplier **702** removes the influence of data changes in the received signal from the synchronization signal input to phase discriminator **406**.

Frequency multiplier **702** receives the signal output from mixer **404** to multiply it by a predetermined multiplication factor. For a quadrature phase modulation receiver, the multiplication factor of frequency multiplier **702** is preferably set to four. Setting the multiplication factor to four removes the influence of data changes in the received signal from the synchronization signal input to phase discriminator **406**. However, the present invention is not limited to a multiplication factor of four. Any other multiplication factor that reduces or removes the influence of data changes in the received signal from the synchronization signal is within the scope of the invention.

Multiplying the signal output from mixer **404** by a factor of four may be accomplished, for example, by squaring the signal power of the IF signal twice using standard power multipliers. Squaring the signal power may be accomplished by simultaneously applying the signal to both inputs of a first power multiplier, filtering the constant part of the resulting signal, passing the signal through a DC blocking capacitor, squaring the filtered signal by simultaneously applying the signal to both inputs of a second power multiplier, and filtering the constant part of the resulting signal.

Figure 9 is a schematic diagram of a frequency multiplier suitable for use with embodiments of the present invention. In Figure 9 frequency

multiplier **702** comprises first and second power multipliers **900** and **902** and first and second DC blocking capacitors **904** and **906**. Power multipliers **900** and **902** are standard circuits that multiply the signals at the input terminals. The internal details of such circuits are generally known to one of ordinary skill in the power electronics art and need not be described herein. What is important for purposes of the present invention is that the signal at the output terminals of each multiplier is the product of the voltages at the input terminals. In other words:

$$v_{o1} = (v_1)^2 + k_1.$$

- 10 The signal v_{o2} applied to the input terminals of power multiplier **902** is equal to v_{o1} without the DC component, due to the action of DC blocking capacitor **904**. In other words,

$$v_{o2} = (v_1)^2$$

Power multiplier **902** squares the signal v_{o2} to produce the signal v_{o3} .

- 15 The relationship between v_{o2} and v_{o3} is as follows:

$$v_{o3} = (v_{o2})^2 + k_2$$

Capacitor **906** removes the DC component k_2 from the signal v_{o3} to produce the signal v_{o4} . v_{o4} is thus equal to the square of v_{o2} , which is equal to the square of the input signal. In other words,

- 20
$$v_{o4} = (v_1)^4.$$

Squaring an input signal, filtering the constant component, squaring the resulting signal and filtering the constant component from the resulting signal has the effect of multiplying the frequency of the input signal by four. This effect will be discussed in more detail below.

The present invention is not limited to using a power multiplier to increase the frequency of the signal output from mixer **404**. Other schematics achieving the same results or equivalent results are within the scope of the invention. The 4th harmonic must be obtained from the combinations
5 frequencies, in particular by multiplying signals by themselves.

Once the frequency of the signal output from the frequency multiplier **702** is multiplied by four, the signal will have no components dependent on the modulating signal, which, in this example, changes the phase of the received signal in multiples of $\pi/2$, i.e., $(3.1416...)/2$, since quadrature phase
10 modulation is used. The proof of the independence of the phase of the resulting signal from the modulating signal is illustrated by the following mathematical equations.

A signal with quadrature phase modulation after passing the pre-selector **402** and the mixer **404** can be represented by the following
15 expression:

$$U(t) = A \sin (\omega t + \varphi) + B \cos (\omega t + \varphi) , \quad (1)$$

where ω is the frequency of the signal, which is equal to the immediate frequency, φ is the initial phase of the signal, which does not depend on the modulating signal, and A, B are amplitude coefficients with possible values of
20 1 and -1. These coefficients determine the dependency of the phase of the received signal on the modulating signal.

After squaring the signal, the following expression is obtained:

$$U^2(t) = (A \sin (\omega t + \varphi) + B \cos (\omega t + \varphi))^2$$

$$= A^2 \sin^2 (\omega t + \varphi) + B^2 \cos^2 (\omega t + \varphi) + 2AB \sin (\omega t + \varphi) \cos (\omega t + \varphi). \quad (2)$$

In light of the following trigonometric identities:

$$2 \sin^2 a = 1 - \cos 2a,$$

$$2 \cos^2 a = 1 + \cos 2a, \text{ and}$$

$$5 \quad 2 \sin a \cos b = \sin (a-b) + \sin (a+b),$$

expression (2) can be rewritten as

$$\begin{aligned} U^2(t) &= A^2(1 - \cos (2\omega t + 2\varphi)) / 2 + \\ &B^2(1 + \cos (2\omega t + 2\varphi)) / 2 + \\ &AB(\sin 0 + \sin (2\omega t + 2\varphi)). \end{aligned} \quad (3)$$

10 As stated above, the constants A and B have values of ± 1 in accordance with the modulating signal. Thus, $A^2 = B^2 = 1$. Expression (3) reduces to:

$$U^2(t) = 1 + AB \sin(2\omega t + 2\varphi). \quad (4)$$

After filtering out the constant component, the signal output from the
15 first stage of frequency multiplier **702** can be represented as:

$$U^2(t) = AB \sin(2\omega t + 2\varphi). \quad (5)$$

After the second squaring, the following expression is obtained:

$$\begin{aligned} U^4(t) &= A^2 B^2 \sin^2 (2\omega t + 2\varphi) \\ &= A^2 B^2 (1 - \cos (4\omega t + 4\varphi)) / 2 \\ &= 1/2 - \cos (4\omega t + 4\varphi) / 2. \end{aligned} \quad (6)$$

After filtering out the constant component the signal can be

represented by the following expression:

$$U^4(t) = -\cos(4\omega t + 4\phi) / 2. \quad (7)$$

The signal represented by equation (7) is an output signal of the frequency multiplier **702**. From equation (7), the phase of the signal does not depend on the modulating signal, and the frequency is equal to the intermediate frequency multiplied by four. Because the influence of the modulating signal is removed, the frequency multiplied signal can be used to demodulate the received signal with a reduced likelihood of losing synchronization with the received signal.

Referring back to the block diagram illustrated in Figure 7, output from the frequency multiplier **702** is input to the first input of the frequency and phase discriminator **708** through the phase shifter **704**. The output signal f_{if} from the frequency synthesizer **710** is input to comparison signal formation circuit **706**. The second input of the frequency and phase discriminator **708** receives the output signal from the comparison signal formation circuit **706**. The frequency and phase discriminator **708** produces a control signal for regulating the intermediate frequency signal output from regulated oscillators module **408a**.

As stated above, phase shifter **704** receives the signal output from the frequency multiplier **702**. Phase shifter **704** shifts the phase of the signal by a factor of $\pi/2$. The reason for shifting the signal output from mixer **404** by a factor of $\pi/2$ is to provide the required phase shift for signal synchronization in phase autocorrelation of the signal performed by the phase and frequency discriminator **708** and to compensate for the phase shift between the input

synchronization signal from the output of mixer **404** and the VCO signal output from regulated oscillators module **408a**.

Figure 10 is a block diagram of an exemplary phase shifter suitable for use with embodiments of the present invention. In the illustrated embodiment, phase shifter **704** comprises a tuned circuit that shifts the phase of the input signal by ninety degrees. The tuned circuit includes both capacitive and inductive elements, which may be distributed or discrete components. The values of the inductive and capacitive elements are preferably chosen such that phase shifter **704** functions as a quarter-wave transformer of the input signal. A quarter-wave transformer produces a $\pi/2$ phase shift of the signal having the intermediate frequency multiplied by four between its input and output terminals and can be readily formed using microstrip line or discrete components.

Comparison signal formation circuit **706** receives a signal having the frequency f_c from the frequency synthesizer **710** and produces a control signal to be input to frequency and phase discriminator **708**. Figure 11 illustrates an example of a comparison signal formation circuit suitable for use with embodiments of the present invention. In the illustrated embodiment, comparison signal formation circuit **706** comprises first and second signal squaring circuits **1100** and **1102**, a three-input multiplier **1104**, and a half-wave amplitude detector **1106**. Squaring circuits **1100** and **1102** each comprise power multipliers in which the inputs receive the same signal. Module **1104** also comprises a three input power multiplier. Half-wave amplitude detector **1106** is a rectifier circuit that only produces an output signal when the input signal is greater than zero in magnitude.

Squaring circuit **1100** receives and squares the signal of the intermediate frequency f_{IF} output from frequency synthesizer **710**. Squaring circuit **1102** squares the signal output from multiplier **1100**. The outputs from squaring circuits **1100** and **1102** and the output from frequency synthesizer **710** are multiplied by multiplier **1104**. The purpose of squaring the signal twice and then multiplying the results of squaring and also multiplying the result by the input signal is to get the signal of the special wave (or shape) illustrated in Figure 12. The signal is formed so that there is a part that is a positive impulse with a porosity or porousness of 8, i.e., with period equal to the period of the IF signal and a duration close to half of the period of the 4th harmonic of the IF signal from which it is obtained. In other words, the ratio of the time duration of the positive portion of the signal output from multiplier **1104** to the period of the signal is preferably equal to 8.

Figure 12 illustrates the signal output from multiplier **1104**. The resulting signal can be represented by the expression:

$$\sin^4(\omega t)\sin^2(\omega t)\sin(\omega t)$$

Such signal is necessary for the phase and frequency discriminator **708**, which receives the output from both phase shifter **704** and comparison signal formation circuit **706**.

The signal illustrated in Figure 12 is then half-wave rectified by half wave amplitude detector circuit **1106** to remove all negative portions of the signal. In this manner, the required signal is formed. The signal is then input to the control input of the frequency and phase discriminator **708**.

Figure 13 is a schematic diagram of an exemplary frequency and

phase discrimination circuit suitable for use with the receiver illustrated in Figure 7. In the illustrated embodiment, frequency and phase discriminator circuit **708** receives the signals output from phase shifter **704** and comparison signal formation circuit **706** and compares the signal input from module **704**,
5 which is the result of processing of the input quadrature phase modulated signal at the intermediate frequency, with the reference signal from the output of module **706**. As a result of the comparison, an error signal is obtained at the output of frequency and phase discrimination circuit **708**. The error signal is used for frequency adjustment of the signal output from the VCO of
10 regulated oscillators module **408a**, so that the signal output from frequency synthesizer **710** has the intermediate frequency and is in synchronization with the signal output from mixer **404**.

In the illustrated example, frequency and phase discrimination circuit **708** can be built according to the frequency-phase discriminator diagram
15 based on the Foster – Sili frequency discriminator with reference frequency oscillations as an input. The operation of such a frequency and phase discriminator is described in V. Manassevitsch, Frequency Synthesizers: Theory & Design, New York, London, Sydney, Toronto (1979), the disclosure of which is incorporated herein by reference in its entirety.

Figure 14 is a block diagram illustrating an exemplary regulated
20 oscillators module suitable for use with a phase modulation spread spectrum receiver according to an embodiment of the present invention. In Figure 14, regulated oscillators module **408a** includes a heterodyne signal oscillator **1400**, a voltage controlled oscillator **1402**, and a frequency synthesizer **710**.
25 Heterodyne signal generator **1400** generates an output signal having a

frequency equal to the difference between the carrier frequency of the received signal and the intermediate frequency. This signal is output to mixer **404** to be mixed with the received signal and produce a signal having the intermediate frequency. Voltage controlled oscillator **1402** receives the control signal from frequency and phase discriminator **708** and outputs a signal having the intermediate frequency f_{IF} divided by n (f_{IF}/n). This signal having a frequency of f_{IF}/n is output to the frequency synthesizer **710** and demodulated signal processing module **600**. The frequency f_{IF} from the frequency synthesizer **710** is output to the phase discriminator **406** to be mixed with the IF-converted signal output from mixer **404**, as discussed above.

Frequency synthesizer **710** receives the frequency signal f_{IF}/n output from VCO **1402** of regulated oscillators module **408a** and produces a signal having the intermediate frequency. The synchronization frequency f_{IF}/n of demodulated signal processing module **600**, which is output from VCO **1402**, is a multiple of the frequency of the information elements in the received signal and depends on the manner of signal processing in module **600** and on its type. The frequency f_{IF}/n can be equal to the chipping rate or a multiple of the chipping rate. Frequency synthesizer **710** can be, for example, a typical multiplier based on a voltage-controlled oscillator with a phase lock loop (PLL) system, where the comparison frequencies are the oscillator frequency divided using counters and the frequency of the output signal from frequency synthesizer **710**.

Because the intermediate frequency signal output from frequency synthesizer **710** of regulated oscillators module **408a** is controlled based on a

frequency multiplied version of the input signal, the intermediate frequency signal remains stable and in sync with the transmitter carrier oscillator. Accordingly, reliable demodulation can occur.

It will be understood that various details of the invention may be
5 changed without departing from the scope of the invention. Furthermore, the foregoing description is for the purpose of illustration only, and not for the purpose of limitation—the invention being defined by the claims.

CLAIMS

What is claimed is:

1. A quadrature phase modulation receiver for a spread spectrum communications system, the receiver comprising:
 - 5 (a) a mixer for mixing a received spread spectrum signal with a heterodyne signal to convert the frequency of the received signal to an intermediate frequency;
 - (b) a regulated oscillators module coupled to the mixer for producing the heterodyne signal and an intermediate frequency
10 signal;
 - (c) a frequency multiplier coupled to the mixer for receiving the intermediate frequency signal and multiplying the frequency of the signal by a predetermined multiplication factor to produce a frequency multiplied signal; and
 - 15 (d) means for producing an oscillator control signal based on the frequency multiplied signal output from the frequency multiplier, wherein the regulated oscillators module produces the intermediate frequency signal based on the oscillator control signal.
- 20 2. The quadrature phase modulation receiver of claim 1 wherein the means for producing an oscillator control signal comprises:
 - (a) a phase shifter coupled to the frequency multiplier for receiving the frequency multiplied signal and shifting the phase of the

frequency multiplied signal by a predetermined amount to produce an output signal;

(b) a comparison signal formation circuit for receiving the intermediate frequency signal output from the regulated oscillators module and for producing an output signal having a predetermined relationship with the intermediate frequency signal; and

(c) a frequency and phase discriminator for receiving the output signals from the phase shifter and the comparison signal formation circuit and for producing the oscillator control signal based on the output signals from the phase shifter and the comparison signal formation circuit.

3. The quadrature phase modulation receiver of claim 1 wherein the received signal is a quadrature phase modulated signal and the frequency multiplier is a 4x frequency multiplier.

4. The quadrature phase modulation receiver of claim 3 wherein the 4x frequency multiplier comprises:

- (a) a first power multiplier for squaring the intermediate frequency signal output from the mixer to produce a squared signal;
- (b) a first DC blocking capacitor for removing DC offset components from the squared signal;

- (c) a second multiplier for squaring the squared signal to produce a third output signal having a frequency that is four times the frequency of the intermediate frequency signal; and
- (d) a second DC blocking capacitor coupled to the second power multiplier for removing DC components from the third output signal to produce the frequency multiplied signal.

5
10
15
20
25

5. The quadrature phase modulation receiver of claim 1 wherein the regulated oscillators module comprises:

- (a) a heterodyne signal oscillator for producing the heterodyne signal;
- (b) a voltage controlled oscillator (VCO) for producing an output signal having a predetermined relationship with the intermediate frequency; and
- (c) a frequency synthesizer for receiving the output signal from the VCO and for producing the intermediate frequency signal.

6. The quadrature phase modulation receiver of claim 5 wherein the voltage controlled oscillator is adapted to receive the oscillator control signal and produce the output signal based on the oscillator control signal.

7. The quadrature phase modulation receiver of claim 2 wherein the comparison signal formation circuit comprises first and second squaring circuits and a multiplier circuit connected in series for

receiving and processing the intermediate frequency signal output from the regulated oscillators module.

8. The quadrature phase modulation receiver of claim 7 wherein:
 - 5 (a) the first squaring circuit comprises first voltage multiplier having first and second inputs connected to each other and having a first output;
 - (b) the second squaring circuit comprises a second voltage multiplier having third and fourth inputs connected to each other and to the first output and having a second output; and
 - 10 (c) the multiplier circuit comprises a three-input multiplier having a first input coupled to the first output, a second input coupled to the second output, and a third input coupled to the phase shifter.
- 15 9. The quadrature phase modulation receiver of claim 1 comprising:
 - (a) a phase discriminator for receiving the signal output from the mixer and the intermediate frequency signal and producing a signal indicative of transmitted data and a spreading code; and
 - (b) a demodulator for receiving the signal output from the phase
 - 20 discriminator and removing the spreading code.
10. The quadrature phase modulation receiver of claim 9 wherein the demodulator comprises a frequency hopping spread spectrum demodulator.

11. The quadrature phase modulation receiver of claim 9 wherein the demodulator comprises a direct sequence spread spectrum demodulator.

5 12. A method for maintaining synchronization between a quadrature phase modulation spread spectrum transmitter and a quadrature phase modulation spread spectrum receiver, the method comprising:

at a quadrature phase modulation spread spectrum receiver:

- 10 (a) receiving a quadrature phase modulated spread spectrum signal;
- (b) mixing the quadrature phase modulated spread spectrum signal with a heterodyne signal to produce an intermediate frequency signal;
- 15 (c) removing the influence of data changes in the quadrature phase modulated spread spectrum signal from the intermediate frequency signal to produce an oscillator control signal;
- (d) generating a synchronization signal based on the oscillator control signal; and
- 20 (e) demodulating the quadrature phase modulated spread spectrum signal using the synchronization signal.

13. The method of claim 12 wherein reducing influence of data changes in the quadrature phase modulated spread spectrum signal from the intermediate frequency signal includes multiplying the frequency of the

25 intermediate frequency signal by a predetermined multiplication factor.

14. The method of claim 13 wherein multiplying the frequency of the intermediate frequency signal by a predetermined multiplication factor includes multiplying the intermediate frequency signal by a factor of four to produce a frequency multiplied signal.

5

15. The method of claim 14 wherein producing the oscillator control signal includes:

- (a) shifting the phase of the frequency multiplied signal by a predetermined amount to produce a phase-shifted signal; and
- 10 (b) producing the oscillator control signal based on the phase-shifted signal.

10

16. The method of claim 15 wherein generating a synchronization signal comprises generating a signal having a frequency equal to the intermediate frequency based on the oscillator control signal.

15

17. The method of claim 14 wherein multiplying the frequency of the intermediate frequency signal by a factor of four includes:

- (a) squaring the intermediate frequency signal to produce a squared signal;
- 20 (b) filtering out constant components from the squared signal;
- (c) squaring the squared signal to produce a signal having a frequency equal to four times the intermediate frequency; and
- (d) filtering out constant components from the signal having the
- 25 frequency equal to four times the intermediate frequency.

20

25

18. The method of claim 12 wherein demodulating the quadrature phase modulated spread spectrum signal includes outputting the signal to a frequency hopping spread spectrum demodulator.
- 5 19. The method of claim 12 wherein demodulating the quadrature phase modulated spread spectrum signal includes outputting the signal to a direct sequence spread spectrum demodulator.
20. A computer program product comprising computer-executable
10 instructions embodied in a computer-readable medium for performing steps comprising:
 - (a) receiving a quadrature phase modulated spread spectrum signal;
 - 15 (b) mixing the quadrature phase modulated spread spectrum signal with a heterodyne signal to produce an intermediate frequency signal;
 - (c) removing the influence of data changes in the quadrature phase modulated spread spectrum signal from the intermediate frequency signal to produce an oscillator control signal;
 - 20 (d) generating a synchronization signal based on the oscillator control signal; and
 - (e) demodulating the quadrature phase modulated spread spectrum signal using the synchronization signal.

21. The computer program product of claim 20 wherein reducing influence of data changes in the quadrature phase modulated spread spectrum signal from the intermediate frequency signal includes multiplying the frequency of the intermediate frequency signal by a predetermined multiplication factor.
- 5
22. The computer program product of claim 21 wherein multiplying the frequency of the intermediate frequency signal by a predetermined multiplication factor includes multiplying the intermediate frequency signal by a factor of four to produce a frequency multiplied signal.
- 10
23. The computer program product of claim 22 wherein producing the oscillator control signal includes:
- (a) shifting the phase of the frequency multiplied signal by a predetermined amount to produce a phase-shifted signal; and
- 15
- (b) producing the oscillator control signal based on the phase-shifted signal.
24. The computer program product of claim 23 wherein generating a synchronization signal comprises generating a signal having a frequency equal to the intermediate frequency based on the oscillator control signal.
- 20

25. The computer program product of claim 22 wherein multiplying the frequency of the intermediate frequency signal by a factor of four includes:

- 5 (a) squaring the intermediate frequency signal to produce a squared signal;
- (b) filtering out constant components from the squared signal;
- (c) squaring the squared signal to produce a signal having a frequency equal to four times the intermediate frequency; and
- 10 (d) filtering out constant components from the signal having a frequency equal to four times the intermediate frequency.

26. The computer program product of claim 20 wherein demodulating the quadrature phase modulated spread spectrum signal includes outputting the signal to a frequency hopping spread spectrum demodulator.

27. The computer program product of claim 20 wherein demodulating the quadrature phase modulated spread spectrum signal includes outputting the signal to a direct sequence spread spectrum demodulator.

Abstract of the Disclosure

A quadrature phase modulation receiver for a spread spectrum communications system includes a mixer for mixing a received spread spectrum signal with a heterodyne signal to convert the frequency of the received signal to an intermediate frequency. A regulated oscillators module is coupled to the receiver for producing the heterodyne signal and signal equal to the intermediate frequency signal. A frequency multiplier circuit is coupled to the mixer for receiving the intermediate frequency signal and multiplying the frequency of the signal by a predetermined multiplication factor. An oscillator control signal is produced based on the frequency multiplied signal to maintain synchronization between the receiver and the transmitter.

100 →




FIG. 1

(PRIOR ART)

FIG. 2 is a timing diagram illustrating the relationship between serial data, PSN code, X-OR out, and BPSK carrier.




FIG. 2
(PRIOR ART)

120




FIG. 3
(PRIOR ART)




FIG. 4
(PRIOR ART)




FIG. 5
(PRIOR ART)




FIG. 6
(PRIOR ART)





FIG. 7



702




FIG. 9




FIG. 10

706




FIG. 11




FIG. 12




FIG. 13




FIG. 14

Please type a plus sign (+) inside this box →

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63)	Attorney Docket Number	1363/3
	First Named Inventor	Oleynik, Vladislav A.
	<i>COMPLETE IF KNOWN</i>	
	Application Number	
	Filing Date	Herewith
	Group Art Unit	
<input checked="" type="checkbox"/> Declaration Submitted with Initial Filing	OR	<input type="checkbox"/> Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required)
Examiner Name		

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**QUADRATURE PHASE MODULATION RECEIVER FOR SPREAD
SPECTRUM COMMUNICATIONS SYSTEM**

the specification of which (Title of the Invention)

☒ is attached hereto
OR

☐ was filed on (MM/DD/YYYY) as United States Application Number or PCT International

Application Number and was amended on (MM/DD/YYYY) (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 356(b) of any foreign application(s) for patent or inventor's certificate, or 356(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
				YES	NO
			<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>	<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)	<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto

[Page 1 of 2]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

JENKINS & WILSON ATT. Fax: 9194190383

Jun 9 2000 14:26 P.07

Please type a plus sign (+) inside the box → ☒PTO/SB/01 (12-97)
Approved for use through 9/30/00. CMB 0691-0052

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 35 U.S.C. 122 of any PCT International application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of this prior application and the national or PCT International filing date of this application.

U.S. Parent Application or PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)

☐ Additional U.S. or PCT International application numbers are listed on a supplemental priority data sheet PTO/SB/02C attached hereto.

As a named inventor, I hereby appoint the following Registered practitioner(s) to prosecute this application and to maintain its business in the Patent and Trademark Office connected therewith:

☐ Customer Number

OR

☒ Registered practitioner(s) name(s) and application number listed below

Place Customer
Number Bar Code
Label here

Name	Registration Number	Name	Registration Number
Richard E. Jenkins	28,428	Jennifer L. Skord	30,687
Jeffrey L. Wilson	36,058	Gregory A. Hunt	41,085
Arles A. Taylor, Jr.	39,393	David P. Gloekler	41,037

☐ Additional registered practitioner(s) information supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.

Direct all correspondence to: ☐ Customer Number or Bar Code Label ☒ Correspondence addresses below

Name	Richard E. Jenkins		
Address	JENKINS & WILSON, P.A.		
Address	Suite 1400 University Tower, 3100 Tower Boulevard		
City	Durham	State	NC
ZIP	27707		
Country	USA	Telephone	919-493-8000
Fax	919-419-0383		

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor:	<input type="checkbox"/> A petition has been filed for this unnamed inventor		
Given Name (first and middle (if any))	Family Name or Surname		
Vladislav A.	Oleynik		
Inventor's Signature			Date 06/09/2000
Residence: City	Chapel Hill	State	NC
Country	USA		
Citizenship	Russian		
Post Office Address	311 North Elliott Road		
Post Office Address	Chapel Hill		
City	Chapel Hill	State	NC
ZIP	27514		Country
Country	USA		

☐ Additional inventors are being named on the 2 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto